View ADL5370ACPZ-WP_3364405.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

300 mhz to 1000 mhz quadrature modulator adl5370 rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2006 analog devices, inc. all rights reserved. features output frequency range: 300 mhz to 1000 mhz modulation bandwidth: >500 mhz (3 db) 1 db output compressio n: 11 dbm @ 450 mhz noise floor: ?160 dbm/hz sideband suppression: ?41 dbc @ 450 mhz carrier feedthrough: ?50 dbm @ 450 mhz single supply: 4.75 v to 5.25 v 24-lead lfcsp_vq package applications cellular communication systems at 450 mhz cdma2000/gsm wimax/broadband wireless access systems cable communication equipment satellite modems functional block diagram ibbp ibbn vout loip loin qbbn qbbp quadrature phase splitter 06117-001 figure 1. general description the adl5370 is the first in the fixed-gain quadrature modulator (f-mod) family designed for use from 300 mhz to 1000 mhz. its excellent phase accuracy and amplitude balance enable high performance intermediate frequency or direct radio frequency modulation for communication systems. the adl5370 provides a greater than 500 mhz, 3 db baseband bandwidth, making it ideally suited for use in broadband zero if or low if-to-rf applications and in broadband digital predistortion transmitters. the adl5370 accepts two differential baseband inputs and a single-ended lo and generates a single-ended 50 output. the adl5370 is fabricated using the analog devices, inc. advanced silicon-germanium bipolar process. it is available in a 24-lead, exposed-paddle, pb-free, lfcsp_vq package. perform- ance is specified over a ?40c to +85c temperature range. a pb-free evaluation board is available.
adl5370 rev. 0 | page 2 of 20 table of contents features .............................................................................................. 1 applications....................................................................................... 1 functional block diagram .............................................................. 1 general description ......................................................................... 1 revision history ............................................................................... 2 specifications..................................................................................... 3 absolute maximum ratings............................................................ 4 esd caution.................................................................................. 4 pin configuration and function descriptions............................. 5 theory of operation ...................................................................... 10 circuit description..................................................................... 10 basic connections .......................................................................... 11 optimization ............................................................................... 12 applications information .............................................................. 13 dac modulator interfacing ..................................................... 13 limiting the ac swing .............................................................. 13 filtering........................................................................................ 13 using the ad9779 auxiliary dac for carrier feedthrough nulling ......................................................................................... 14 gsm operation .......................................................................... 14 lo generation using plls ....................................................... 15 evaluation board ............................................................................ 16 characterization setup .................................................................. 17 outline dimensions ....................................................................... 19 ordering guide .......................................................................... 19 revision history 10/06revision 0: initial version
adl5370 rev. 0 | page 3 of 20 specifications v s = 5 v; t a = 25c; lo = 0 dbm 1 single-ended; baseband i/q amplitude = 1.4 v p-p di fferential sine waves in quadrature with a 500 mv dc bias; baseband i/q frequency (f bb ) = 1 mhz, unless otherwise noted. table 1. parameter conditions min typ max unit adl5370 lo = 450 mhz operating frequency range range over which unco mpensated sideband suppression < ?30 dbc low frequency 300 mhz high frequency 1000 mhz output power v iq = 1.4 v p-p differential 6.2 dbm output p1 db 11 dbm carrier feedthrough ?50 dbm sideband suppression ?41 dbc quadrature error 0.76 degrees i/q amplitude balance 0.03 db second harmonic p out ? (f lo + (2 f bb )), p out = 6.2 dbm ?65 dbc third harmonic p out ? (f lo + (3 f bb )), p out = 6.2 dbm ?54 dbc output ip2 f1 bb = 3.5 mhz, f2 bb = 4.5 mhz, p out = ?2 dbm per tone 60 dbm output ip3 f1 bb = 3.5 mhz, f2 bb = 4.5 mhz, p out = ?2 dbm per tone 24 dbm noise floor i/q inputs = 0 v differential with a 500 mv common-mode bias, 20 mhz carrier offset ?160 dbm/hz gsm 6 mhz carrier offset, p out = 6 dbm, p lo = 6 dbm ?157 dbc/hz lo inputs lo drive level 1 characterization performed at typical level ?7 0 +7 dbm input return loss see figure 9 for a plot of return loss vs. frequency 6 db baseband inputs pin ibbp, pin ibbn, pin qbbp, pin qbbn i and q input bias level 500 mv input bias current current sourcing from ea ch baseband input with a bias of 500 mv dc 2 45 a input offset current 0.1 a differential input impedance 2900 k bandwidth (0.1 db) lo = 450 mhz, baseband inpu t = 700 mv p-p sine wave on 500 mv dc 70 mhz bandwidth (1 db) lo = 450 mhz, baseband input = 700 mv p-p sine wave on 500 mv dc 350 mhz power supplies pin vps1 and pin vps2 voltage 4.75 5.25 v supply current 205 ma 1 high lo drive reduces noise at a 6 mhz carrier offset in gsm applications. 2 see v-to-i converter discussion in the circuit description section for architecture information.
adl5370 rev. 0 | page 4 of 20 absolute maximum ratings table 2. parameter rating supply voltage vpos 5.5 v ibbp, ibbn, qbbp, qbbn 0 v to 2 v loip and loin 13 dbm internal power dissipation 1375 mw ja (exposed paddle soldered down) 54c/w maximum junction temperature 159c operating temperature range ?40c to +85c storage temperature range ?65c to +150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. esd caution
adl5370 rev. 0 | page 5 of 20 pin configuration and fu nction descriptions adl5370 top view (not to scale) com1 vps1 com1 vps1 vps1 vps1 vps5 vps3 vps4 vps2 vps2 v out 1 3 2 4 5 6 18 16 17 15 14 13 com2 loin loip com2 com3 com3 qbbp com4 qbbn com4 ibbn ibbp 7 9 8 10 11 12 24 22 23 21 20 19 06117-002 figure 2. pin configuration table 3. pin function descriptions pin o. mnemonic description 1, 2, 7, 10 to 12, 21, 22 com1, com2, com3, com4 input common pins. connect to ground plane via a low impedance path. 3 to 6, 14 to 18 vps1, vps2, vps3, vps4, vps5 positive supply voltage pins. all pins should be connected to the same supply (v s ). to ensure adequate external bypassing, connect 0.1 f capacitors between each pin and ground. adjacent power supply pins of the same name can share one capacitor (see figure 25 ). 19, 20, 23, 24 ibbp, ibbn, qbbn, qbbp differential in-phase and quadrature baseband inputs. these high impedance inputs must be dc-biased to 500 mv dc, and must be driven from a low impedance source. nominal characterized ac signal swing is 700 mv p-p on each pin. this results in a differential drive of 1.4 v p-p with a 500 mv dc bias. these inputs are not self -biased and must be externally biased. 8, 9 loip, loin 50 single-ended local oscillator input. internally dc-biased. pins must be ac-coupled. ac-couple loin to ground and drive lo through loip. 13 vout device output. single-ended, 50 internally bi ased rf output. pin must be ac-coupled to the load. exposed paddle connect to ground plane via a low impedance path.
adl5370 rev. 0 | page 6 of 20 typical performance characteristics v s = 5 v; t a = 25c; lo = 0 dbm single-ended; baseband i/q amplitude = 1. 4 v p-p differential sine waves in quadrature with a 500 mv dc bias; baseband i/q frequency (f bb ) = 1 mhz, unless otherwise noted. 8 0 1 2 3 4 5 6 7 250 450 650 850 1050 1250 1450 ssb output power (dbm) 06117-003 lo frequency (mhz) t a = ?40c t a = +25c t a = +85c figure 3. single sideband (ssb) output power (p out ) vs. lo frequency (f lo ) and temperature 8 0 1 2 3 4 5 6 7 250 450 650 850 1050 1250 1450 06117-004 ssb output power (dbm) v s = 5.25v v s = 5v v s = 4.75v lo frequency (mhz) figure 4. single sideband (ssb) output power (p out ) vs. lo frequency (f lo ) and supply 5 0 ?5 1 10 100 1000 06117-035 output power variance (db) baseband frequency (mhz) figure 5. i and q input bandwidth normalized to gain @ 1 mhz (f lo = 500 mhz) 250 450 650 850 1050 1250 1450 14 10 12 6 8 2 0 4 06117-006 output p1db (dbm) lo frequency (mhz) t a = ?40c t a = +85c t a = +25c figure 6. ssb output 1 db co mpression point (op1db) vs. f lo and temperature 250 450 650 850 1050 1250 1450 14 10 12 6 8 2 0 4 06117-007 output p1db (dbm) lo frequency (mhz) v s = 5.25v v s = 4.75v v s = 5v figure 7. ssb output 1 db compression point (op1db) vs. f lo and supply 0 180 30 330 60 90 270 300 120 240 150 210 s22 of output s11 of loip 06117-008 250mhz 250mhz 1450mhz 1450mhz figure 8. smith chart of loip s11 and vout s22 . (f lo from 250 mhz to 1450 mhz)
adl5370 rev. 0 | page 7 of 20 250 450 650 850 1050 1250 1450 0 ?5 ?10 ?15 ?20 ?25 06117-009 return loss (db) lo frequency (mhz) figure 9. return loss (s11) of loip 250 450 650 850 1050 1250 1450 0 ?10 ?20 ?90 ?30 ?40 ?50 ?60 ?70 ?80 06117-010 carrier feedthrough (dbm) lo frequency (mhz) figure 10. carrier feedthrough vs. f lo and temperature multiple devices shown 250 450 650 850 1050 1250 1450 0 ?10 ?20 ?90 ?30 ?40 ?50 ?60 ?70 ?80 06117-011 carrier feedthrough (dbm) lo frequency (mhz) figure 11. carrier feedthrough vs. f lo and temperature after nulling at 25c multiple devices shown 250 450 650 850 1050 1250 1450 0 ?10 ?20 ?90 ?30 ?40 ?50 ?60 ?70 ?80 06117-012 sideband suppression (dbc) lo frequency (mhz) t a = ?40c t a = +85c t a = +25c figure 12. sideband suppression vs. f lo and temperature multiple devices shown 250 450 650 850 1050 1250 1450 0 ?10 ?20 ?90 ?30 ?40 ?50 ?60 ?70 ?80 06117-013 sideband suppression (dbc) lo frequency (mhz) t a = +85c t a = +25c t a = ?40c figure 13. sideband suppression vs. f lo and temperature after nulling at 25c multiple devices shown 0.2 0.6 1.0 1.4 1.8 2.2 2.6 3.0 3.4 ? 20 ?80 ?30 ?40 ?50 ?60 ?70 15 ?15 10 5 0 ?5 ?10 06117-014 ssb output power (dbm) second order distortion, third orde r distortion, carrier feedthrough, sideband suppression baseband input voltage (v p-p) second order (dbc) carrier feedthrough (dbm) ssb output power sideband suppression (dbc) third order (dbc) figure 14. second- and third-order distortion, carrier feedthrough, sideband suppression, and ssb p out vs. baseband differential input level (f lo = 450 mhz)
adl5370 rev. 0 | page 8 of 20 0.2 0.6 1.0 1.4 1.8 2.2 2.6 3.0 3.4 ? 20 ?80 ?30 ?40 ?50 ?60 ?70 15 ?15 10 5 0 ?5 ?10 06117-015 ssb output power (dbm) baseband input voltage (v p-p) second order (dbc) carrier feedthrough (dbm) sideband suppression (dbc) third order (dbc) ssb output power second order distortion, third order distortion, carrier feedthrough, sideband suppression figure 15. second- and third-order distortion, carrier feedthrough, sideband suppression, and ssb p out vs. baseband differential input level (f lo = 900 mhz) ? 20 ?80 ?30 ?40 ?50 ?60 ?70 06117-016 second and third order distortion (dbc) 250 450 650 850 1050 1250 1450 lo frequency (hz) second order = +85c second order = +25c second order = ?40c third order = +25c third order = +85c third order = ?40c figure 16. second- and thir d-order distortion vs. f lo and temperature (baseband i/q amplitude = 1.4 v p-p differential) 06117-034 ? 20 ?70 ?60 ?50 ?40 ?30 ?80 ?90 7 2 3 4 5 6 1 0 1 10 100 ssb output power (dbm) baseband frequency (hz) carrier feedthrough (dbm) ssb output power sideband suppression (dbc) second order distortion, third orde r distortion, carrier feedthrough, sideband suppression third order (dbc) second order (dbc) figure 17. second- and third-order distortion, carrier feedthrough, sideband suppression, and ssb p out vs. f bb and temperature (f lo = 450 mhz) 250 450 650 850 1050 1250 1450 30 25 15 20 5 0 10 06117-023 output third order intercept (dbm) lo frequency (mhz) t a = +85c t a = +25c t a = ?40c figure 18. oip3 vs. fr equency and temperature 70 60 30 40 50 20 0 10 06117-024 output second order intercept (dbm) t a = +25c t a = ?40c t a = +85c 250 450 650 850 1050 1250 1450 lo frequency (mhz) figure 19. oip2 vs. fr equency and temperature ? 20 ?70 ?60 ?50 ?40 ?30 ?80 ?90 15 ?10 ?5 0 5 10 ?15 ?20 ?7?5?3?11357 06117-018 ssb output power (dbm) lo amplitude (dbm) second order (dbc) carrier feedthrough (dbm) ssb output power sideband suppression (dbc) third order (dbc) second order distortion, third orde r distortion, carrier feedthrough, sideband suppression figure 20. second- and third-order distortion, carrier feedthrough, sideband suppression, and ssb p out vs. lo amplitude (f lo = 450 mhz)
adl5370 rev. 0 | page 9 of 20 ? 20 ?70 ?60 ?50 ?40 ?30 ?80 ?90 15 ?10 ?5 0 5 10 ?15 ?20 ?7?5?3?11357 06117-019 ssb output power (dbm) lo amplitude (dbm) second order (dbc) ssb output power carrier feedthrough (dbm) sideband suppression (dbc) third order (dbc) second order distortion, third orde r distortion, carrier feedthrough, sideband suppression figure 21. second- and third-order distortion, carrier feedthrough, sideband suppression, and ssb p out vs. lo amplitude (f lo = 900 mhz) 0.23 0.22 0.21 0.20 0.19 0.17 0.18 0.16 0.15 06117-020 supply current (a) temperature (c) ?40 25 85 v s = 5.25v v s = 5v v s = 4.75v figure 22. power supply current vs. temperature 06117-036 16 4 6 8 10 12 14 2 0 noise (dbm/hz) at 20mhz offset quantity ?161.4 ?161.2 ?161.0 ?160.8 ?160.6 ?160.4 ?160.2 ?160.0 ?159.8 ?159.6 ?159.4 ?159.2 ?159.0 ?158.8 ?158.6 f lo = 450mhz figure 23. 20 mhz offset noise floor distribution at f lo = 450 mhz (i/q amplitude = 0 mv p-p with 500 mv dc bias)
adl5370 rev. 0 | page 10 of 20 theory of operation circuit description overview the adl5370 can be divided into five circuit blocks: the local oscillator (lo) interface, the baseband voltage-to-current(v-to-i) converter, the mixers, the differential-to-single-ended (d-to-s) amplifier, and the bias circuit. a detailed block diagram of the device is shown in figure 24 . phase splitter out loip loin ibbp ibbn qbbp qbbn 06117-032 figure 24. block diagram the lo interface generates two lo signals in quadrature. these signals are used to drive the mixers. the i and q baseband input signals are converted to currents by the v-to-i stages, which then drive the two mixers. the outputs of these mixers combine to feed the differential-to-single-ended amplifier, which provides a 50 output interface. the bias cell generates reference currents for the v-to-i stage and the d-to-s amplifier. lo interface the lo interface consists of a polyphase quadrature splitter followed by a limiting amplifier. the lo input impedance is set by the polyphase. the lo can be driven either single-ended or differentially. when driven single-ended, the loin pin should be ac-grounded via a capacitor. each quadrature lo signal then passes through a limiting amplifier that provides the mixer with a limited drive signal. v-to-i converter the differential baseband inputs (qbbp, qbbn, ibbn, ibbp) consist of the bases of pnp transistors, which present a high impedance. the voltages applied to these pins drive the v-to-i stage that converts baseband voltages into currents. the differential output currents of the v-to-i stages feed each of their respective gilbert-cell mixers. the dc common-mode voltage at the baseband inputs sets the currents in the two mixer cores. varying the baseband common-mode voltage varies the current in the mixer and affects overall modulator performance. the recommended dc voltage for the baseband common-mode voltage is 500 mv dc. mixers the adl5370 has two double-balanced mixers: one for the in- phase channel (i channel) and one for the quadrature channel (q channel). both mixers are based on the gilbert-cell design of four cross-connected transistors. the output currents from the two mixers sum together into a load. the signal developed across this load is used to drive the d-to-s amplifier. d-to-s amplifier the output d-to-s amplifier consists of a totem pole output stage. the 50 output impedance is established by an on-chip resistor. the d-to-s output is internally dc-biased and should be ac-coupled at its output (vout). bias circuit an on-chip band gap reference circuit is used to generate a proportional-to-absolute temperature (ptat) reference current for the v-to-i stage and a temperature independent current for the d-to-s output stage.
adl5370 rev. 0 | page 11 of 20 basic connections figure 25 shows the basic connections for the adl5370. vps5 vps3 vps4 vps2 vps2 vout com2 loin loip com2 com3 com3 qbbp com4 qbbn com4 ibbn ibbp 06117-033 com1 vps1 com1 vps1 vps1 vps1 1 2 3 4 5 6 18 17 16 15 14 13 vout c13 0.1f c11 open c12 0.1f clon 100pf c14 0.1f c15 0.1f c16 0.1f 24 23 22 21 20 19 7 8 9 10 11 12 cout 100pf vpos vpos qbbp qbbn ibbn ibbp exposed paddle clop 100pf lo gnd z1 adl5370 figure 25. basic connections for the adl5370 power supply and grounding all the vps pins must be connected to the same 5 v source. adjacent pins of the same name can be tied together and decoupled with a 0.1 f capacitor. these capacitors should be located as close as possible to the device. the power supply can range between 4.75 v and 5.25 v. the com1 pin, com2 pin, com3 pin, and com4 pin should be tied to the same ground plane through low impedance paths. the exposed paddle on the underside of the package should also be soldered to a low thermal and electrical impedance ground plane. if the ground plane spans multiple layers on the circuit board, they should be stitched together with nine vias under the exposed paddle. the analog devices an-772 application note discusses the thermal and electrical grounding of the lfcsp_vq in greater detail. baseband inputs the baseband inputs qbbp, qbbn, ibbp, and ibbn must be driven from a differential source. the nominal drive level of 1.4 v p-p differential (700 mv p-p on each pin) should be biased to a common-mode level of 500 mv dc. the dc common-mode bias level for the baseband inputs may range from 400 mv to 600 mv. this results in a reduction in the usable input ac swing range. the nominal dc bias of 500 mv allows for the largest ac swing, limited on the bottom end by the adl5370 input range and on the top end by the output compliance range on most digital-to-analog converters (dac) from analog devices. lo input a single-ended lo signal should be applied to the loip pin through an ac-coupling capacitor. the recommended lo drive power is 0 dbm. the lo return pin, loin, should be ac-coupled to ground through a low impedance path. the nominal lo drive of 0 dbm can be increased to up to 7 dbm to realize an improvement in the noise performance of the modulator. this improvement is tempered by degradation in the sideband suppression performance (see figure 20 ) and, therefore, should be used judiciously. if the lo source cannot provide the 0 dbm level, then operation at a reduced power below 0 dbm is acceptable. reduced lo drive results in slightly increased modulator noise. the effect of lo power on sideband suppression and carrier feedthrough is shown in figure 20 . the effect of lo power on gsm noise is shown in figure 35 . rf output the rf output is available at the vout pin (pin 13). this pin must also be ac-coupled. the vout pin has a nominal broadband impedance of 50 and does not need further external matching.
adl5370 rev. 0 | page 12 of 20 optimization the carrier feedthrough and sideband suppression performance of the adl5370 can be improved through the use of optimiza- tion techniques. carrier feedthrough nulling carrier feedthrough results from minute dc offsets that occur between each of the differential baseband inputs. in an ideal modulator the quantities (v iopp ? v iopn ) and (v qopp ? v qopn ) are equal to zero, and this results in no carrier feedthrough. in a real modulator, those two quantities are nonzero; and, when mixed with the lo, they result in a finite amount of carrier feedthrough. the adl5370 is designed to provide a minimal amount of carrier feedthrough. should even lower carrier feedthrough levels be required, minor adjustments can be made to the (v iopp ? v iopn ) and (v qopp ? v qopn ) offsets. the i-channel offset is held constant while the q-channel offset is varied, until a minimum carrier feedthrough level is obtained. the q-channel offset required to achieve this minimum is held constant while the offset on the i- channel is adjusted, until a new minimum is reached. through two iterations of this process, the carrier feedthrough can be reduced to as low as the output noise. the ability to null is sometimes limited by the resolution of the offset adjustment. figure 26 shows the relationship of carrier feedthrough vs. dc offset as null. ? 60 ?88 ?84 ?80 ?76 ?72 ?68 ?64 ?300 ?240 ?180 ?120 ?60 0 60 120 180 240 300 06117-027 carrier feedthrough (dbm) v p ?v n offset (v) figure 26. carrier feedthrough vs . dc offset voltage at 450 mhz note that throughout the nulling process, the dc bias for the baseband inputs remains at 500 mv. when no offset is applied v iopp = v iopn = 500 mv, or v iopp ? v iopn = v ios = 0 v when an offset of +v ios is applied to the i-channel inputs v iopp = 500 mv + v ios /2, and v iopn = 500 mv ? v ios /2, such that v iopp ? v iopn = v ios the same applies to the q channel. it is often desirable to perform a one-time carrier null calibra- tion. this is usually performed at a single frequency. figure 27 shows how carrier feedthrough varies with lo frequency over a range of 50 mhz on either side of a null at 450 mhz. ? 25 ?30 ?35 ?40 ?45 ?50 ?55 ?60 ?65 ?70 ?75 ?80 ?85 400 410 420 430 440 450 460 470 480 490 500 06117-028 carrier feedthrough (dbm) lo frequency (mhz) figure 27. carrier feedthrough vs. frequency after nulling at 450 mhz sideband suppression optimization sideband suppression results from relative gain and relative phase offsets between the i and q channels and can be suppressed through adjustments to those two parameters. figure 28 illustrates how sideband suppression is affected by the gain and phase imbalances. 0db 0.0125db 0.025db 0.05db 0.125db 0.25db 0.5db 1.25db 2.5db 0 ?10 ?20 ?30 ?40 ?50 ?60 ?70 ?80 ?90 0.01 0.1 1 10 100 06117-026 sideband suppression (dbc) phase error (degrees) figure 28. sideband suppression vs. quadrature phase error for various quadrature amplitude offsets figure 28 underlines the fact that adjusting only one parameter improves the sideband suppression only to a point, unless the other parameter is also adjusted. for example, if the amplitude offset is 0.25 db, improving the phase imbalance better than 1 does not yield any improvement in the sideband suppression. for optimum sideband suppression, an iterative adjustment between phase and amplitude is required. the sideband suppression nulling can be performed either through adjusting the gain for each channel or through the modification of the phase and gain of the digital data coming from the digital signal processor.
adl5370 rev. 0 | page 13 of 20 applications information dac modulator interfacing the adl5370 is designed to interface with minimal components to members of the analog devices family of dacs. these dacs feature an output current swing from 0 to 20 ma, and the interface described in this section can be used with any dac that has a similar output. driving the adl5370 with an analog devices txdac? an example of the interface using the ad9779 txdac is shown in figure 31. the baseband inputs of the adl5370 require a dc bias of 500 mv. the average output current on each of the outputs of the ad9779 is 10 ma. therefore, a single 50 resistor to ground from each of the dac outputs results in an average current of 10 ma flowing through each of the resistors, thus producing the desired 500 mv dc bias for the inputs to the adl5370. 06117-029 rbip 50 ? rbin 50 ? 93 92 19 20 out1_n out1_p ibbn ibbp ad9779 adl5370 rbqn 50 ? rbqp 50 ? 84 83 23 24 out2_p out2_n qbbp qbbn figure 29. interface between the ad9779 and adl5370 with 50 resistors to ground to establish the 500 mv dc bi as for the adl5370 baseband inputs the ad9779 output currents have a swing that ranges from 0 ma to 20 ma. with the 50 resistors in place, the ac voltage swing going into the adl5370 baseband inputs ranges from 0 v to 1 v. a full-scale sine wave out of the ad9779 can be described as a 1 v p-p single-ended (or 2 v p-p differential) sine wave with a 500 mv dc bias. limiting the ac swing there are situations in which it is desirable to reduce the ac voltage swing for a given dac output current. this can be achieved through the addition of another resistor to the interface. this resistor is placed in shunt between each side of the differential pair, as shown in figure 30 . it has the effect of reducing the ac swing without changing the dc bias already established by the 50 resistors. 06117-030 rbip 50? rbin 50? 93 92 19 20 ibbn ibbp ad9779 adl5370 rbqn 50? rbqp 50? 84 83 23 24 rsli 100? rslq 100 ? out1_n out1_p out2_p out2_n qbbp qbbn figure 30. ac voltage swing reduction through the introduction of a shunt resistor between differential pair the value of this ac voltage swing limiting resistor is chosen based on the desired ac voltage swing. figure 31 shows the relationship between the swing-limiting resistor and the peak- to-peak ac swing that it produces when 50 bias-setting resistors are used. 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 10 100 1000 10000 06117-025 differential swing (v p-p) r l ( ? ) figure 31. relationship between the ac swing-limiting resistor and the peak-to-peak voltage swing with 50 bias-setting resistors filtering it is necessary to low-pass filter the dac outputs to remove images when driving a modulator. the interface for setting up the biasing and ac swing that was discussed in the limiting the ac swing section lends itself well to the introduction of such a filter. the filter can be inserted between the dc bias setting resistors and the ac swing-limiting resistor. doing so establishes the input and output impedances for the filter. an example is shown in figure 32 with a third-order elliptical filter with a 3 db frequency of 3 mhz. matching input and output impedances makes the filter design easier, so the shunt resistor chosen is 100 , producing an ac swing of 1 v p-p differential.
adl5370 rev. 0 | page 14 of 20 06117-031 rbip 50 ? rbin 50 ? 93 92 19 20 ibbn ibbp ad9779 adl5370 rbqn 50 ? rbqp 50 ? 84 83 23 24 rsli 100? rslq 100 ? out1_n out1_p out2_p out2_n qbbp qbbn lpi 2.7nh lni 2.7nh 1.1nf c1i 1.1nf c2i lnq 2.7nh lpq 2.7nh 1.1nf c1q 1.1nf c2q figure 32. dac modulator interface with 3 mhz third-order low-pass filter using the ad9779 auxiliary dac for carrier feedthrough nulling the ad9779 features an auxiliary dac that can be used to inject small currents into the differential outputs for each main dac channel. this feature can be used to produce the small offset voltages necessary to null out the carrier feedthrough from the modulator. figure 33 shows the interface required to utilize the auxiliary dacs. this adds four resistors to the interface. 06117-041 rbip 50 ? rbin 50 ? 93 90 92 19 20 ibbn ibbp ad9779 adl5370 rbqn 50 ? rbqp 50 ? 84 87 89 83 86 23 24 rsli 100? rslq 100 ? out1_n aux1_n aux2_n out1_p aux1_p out2_p aux2_p out2_n qbbp qbbn lpi 2.7nh lni 2.7nh 1.1nf c1i 1.1nf c2i lnq 2.7nh lpq 2.7nh 1.1nf c1q 1.1nf c2q 250 ? 500 ? 500 ? 500 ? 500 ? 250 ? 250 ? 250 ? figure 33. dac modulator interface with auxiliary dac resistors gsm operation figure 34 shows the gsm evm and spectral mask performance vs. output power for the adl5370 at 450 mhz. for a given lo amplitude, the performance is independent of output power. ? 35 ?56 ?49 ?42 ?63 ?70 ?77 ?84 ?91 2.0 1.5 1.0 0.5 0 01234567 06117-039 250khz, 400khz, 600khz, and 1200khz spectral mask (dbc/30khz) rms and peak evm (%) output power (dbm) 250khz 400khz 600khz evm rms (%) evm pk (%) 1200khz figure 34. gsm evm and spectral performance vs. channel power at 450 mhz vs. output power; lo power = 0 dbm figure 35 shows the gsm evm, spectral mask performance and 6 mhz offset noise vs. lo amplitude at 450 mhz with an output power of 6 dbm. increasing the lo drive level improves the noise performance but degrades evm performance. ? 35 ?56 ?49 ?42 ?63 ?70 ?77 ?84 ?112 ?105 ?98 ?91 3.1 2.9 2.7 2.5 2.3 2.1 1.9 1.7 1.5 1.3 1.1 0.9 ?6?4?20246 06117-040 6mhz noise (dbc/100khz) 250khz, 400khz, 600khz and 1200khz spectral mask (dbc/30khz) rms and peak evm (%) lo amplitude (dbm) 250khz 400khz 600khz 1200khz evm rms (%) evm pk (%) 6 mhz offset noise figure 35. gsm evm, spectral performance, and 6 mhz noise floor vs. lo power at 450 mhz; output power = 6 dbm figure 35 illustrates that an lo amplitude of 0 dbm provides the ideal operating point for noise and evm for a gsm signal at 450 mhz.
adl5370 rev. 0 | page 15 of 20 lo generation using plls analog devices has a line of plls that can be used for generating the lo signal. tabl e 4 lists the plls together with their maximum frequency and phase noise performance. table 4. adi pll selection table part frequency f in (mhz) phase noise @ 1 khz offset and 200 khz pfd (dbc/hz) adf4110 550 ?91 @ 540 mhz adf4111 1200 ?87@ 900 mhz adf4112 3000 ?90 @ 900 mhz adf4113 4000 ?91 @ 900 mhz adf4116 550 ?89 @ 540 mhz adf4117 1200 ?87 @ 900 mhz adf4118 3000 ?90 @ 900 mhz the adf4360 comes as a family of chips, with nine operating frequency ranges. one is chosen, depending on the local oscillator frequency required. while the use of the integrated synthesizer may come at the expense of slightly degraded noise performance from the adl5370, it can be a cheaper alternative to a separate pll and vco solution. table 5 shows the options available. table 5. adf4360 family operating frequencies part output frequency range (mhz) adf4360-0 2400 to 2725 adf4360-1 2050 to 2450 adf4360-2 1850 to 2150 adf4360-3 1600 to 1950 adf4360-4 1450 to 1750 adf4360-5 1200 to 1400 adf4360-6 1050 to 1250 adf4360-7 350 to 1800 adf4360-8 65 to 400 transmit dac options the ad9779 recommended in the previous sections of this data sheet is by no means the only dac that can be used to drive the adl5370. there are other appropriate dacs, depending on the level of performance required. table 6 lists the dual tx-dacs offered by analog devices. table 6. analog devices dual txdac selection table part resolution (bits) update rate (msps min) ad9709 8 125 ad9761 10 40 ad9763 10 125 ad9765 12 125 ad9767 14 125 ad9773 12 160 ad9775 14 160 ad9777 16 160 ad9776 12 1000 ad9778 14 1000 ad9779 16 1000 all dacs listed have nominal bias levels of 0.5 v and use the same simple dac-modulator interface that is shown in figure 31 . modulator/demodulator options table 7 lists other analog devices modulators and demodulators. table 7. modulator/demodulator options part mod/demod frequency range (mhz) comments ad8345 mod 140 to 1000 ad8346 mod 800 to 2500 ad8349 mod 700 to 2700 adl5390 mod 20 to 2400 external quadrature adl5385 mod 50 to 2200 adl5371 mod 700 to 1300 adl5372 mod 1600 to 2400 adl5373 mod 2300 to 3000 adl5374 mod 3000 to 4000 ad8347 demod 800 to 2700 ad8348 demod 50 to 1000 ad8340 vector mod 700 to 1000 ad8341 vector mod 1500 to 2400
adl5370 rev. 0 | page 16 of 20 evaluation board populated rohs-compliant evaluation boards are available for evaluation of the adl5370. the adl5370 package has an exposed paddle on the underside. this exposed paddle must be soldered to the board (see the power supply and grounding discussion in the basic connections section). the evaluation board is designed without any components on the underside so heat can be applied to the underside for easy removal and replacement of the adl5370. vps5 vps3 vps4 vps2 vps2 vout com2 loin loip com2 com3 com3 qbbp com4 qbbn com4 ibbn ibbp 06117-021 com1 vps1 com1 vps1 vps1 vps1 vpos 1 2 3 4 5 6 18 17 16 15 14 13 vout c13 0.1f c11 open c12 0.1f clon 100pf c14 0.1f c15 0.1f c16 0.1f 24 23 22 21 20 19 7 8 9 10 11 12 cout 100pf l12 0 ? l11 0 ? vpos rfnq 0 ? rfpq 0 ? qbbp qbbn ibbn ibbp rfni 0 ? rfpi 0 ? cfnq open cfpq open cfpi open cfni open rti open rtq open exposed paddle clop 100pf lo gnd z1 adl5370 figure 36. adl5370 evaluation board schematic 0 6117-022 figure 37. evaluation board layout, top layer. table 8. evaluation board configuration options component description default condition vpos, gnd power supply and ground clip leads. not applicable rfpi, rfni, rfpq, rfnq, cfpi, cfni, cfpq, cfnq, rtq, rti baseband input filters. these components can be used to implement a low-pass filter for the baseband signals. see the filtering discussion in the applications information section. rfnq, rfpq, rfni, rfpi = 0 (0402) cfnq, cfpq, cfni, cfpi = open (0402) rtq, rti = open (0402)
adl5370 rev. 0 | page 17 of 20 characterization setup fmod test setup ip in qp qn out gnd vpos fmod lo i out q out vpos +5v lo output 90 0 iq r and s spectrum analyzer fsu 20hz to 8ghz i/am q/fm agilent 34401a multimeter 0.175 adc agilent e3631a power supply 5.000 0.175a com 6v 25v + ? + ? aeroflex ifr 3416 250khz to 6ghz signal generator rf out freq 4mhz level 0dbm bias 0.5v bias 0.5v gain 0.7v gain 0.7v 0 6117-037 connect to back of unit +6dbm rf in figure 38. characterization bench setup the primary setup used to characterize the adl5370 is shown in figure 38 . this setup was used to evaluate the product as a single-sideband modulator. the aeroflex signal generator supplied the local oscillator (lo) and differential i and q baseband signals to the device under test, dut. the typical lo drive was 0 dbm. the i channel is driven by a sine wave, and the q channel is driven by a cosine wave. the lower sideband is the single sideband (ssb) output. the majority of characterization for the adl5370 was performed using a 1 mhz sine wave signal with a 500 mv common-mode voltage applied to the baseband signals of the dut. the baseband signal path was calibrated to ensure that the v ios 1 and v qos offsets on the baseband inputs were minimized, as close as possible, to 0 v before connecting to the dut. 1 see the carrier feedthrough nulling section for the definitions of v ios and v qos .
adl5370 rev. 0 | page 18 of 20 fmod test rack single to differential circuit board q in dccm agnd i in dccm vn1 vp1 i in ac q in ac vpos +5v lo 0 90 iq qp qn agilent 34401a multimeter 0.200 adc agilent e3631a power supply 5.000 0.350a com 6v 25v + ? + ? agilent e3631a power supply 0.500 0.010a com vcm = 0.5v 6v 25v + ? + ? 06117-038 r and s fsea 30 spectrum analyzer 100mhz to 4ghz +6dbm rf in tektronix afg3252 dual function arbitrary function generator 1mhz ampl 700mv p-p phase 0 1mhz ampl 700mv p-p phase 90 ch1 ch1 output ch2 output ch2 rf out r and s smt 06 signal generator freq 4mhz to 4ghz level 0dbm in1 in1 tsen gnd vposb vposa ip in ip in qp qn lo out output gnd vpos +5v vpos +5v ?5v fmod char bd figure 39. setup for baseband frequency sweep and undesired sideband nulling the setup used to evaluate baseband frequency sweep and undesired sideband nulling of the adl5370 is shown in figure 39 . the interface board has circuitry that converts the single-ended i and q inputs from the arbitrary function generator to differ- ential i and q baseband signals with a dc bias of 500 mv. undesired sideband nulling was achieved through an iterative process of adjusting amplitude and phase on the q channel. see sideband suppression optimization in the optimization section for a more detailed discussion on sideband nulling.
adl5370 rev. 0 | page 19 of 20 outline dimensions * compliant to jedec standards mo-220-vggd-2 except for exposed pad dimension 1 24 6 7 13 19 18 12 * 2.45 2.30 sq 2.15 0.60 max 0.50 0.40 0.30 0.30 0.23 0.18 2.50 ref 0.50 bsc 12 max 0.80 max 0.65 typ 0.05 max 0.02 nom 1.00 0.85 0.80 seating plane pin 1 indicator top view 3.75 bsc sq 4.00 bsc sq pin 1 indicator 0.60 max coplanarity 0.08 0.20 ref 0.23 min exposed pa d (bottomview) figure 40. 24-lead lead frame chip scale package [lfcsp_vq] 4 mm 4 mm body, very thin quad (cp-24-2) dimensions shown in millimeters ordering guide model temperature range package descript ion package option ordering quantity adl5370acpz-r2 1 C40c to +85c 24-lead lfcsp_vq, 7 tape and reel cp-24-2 250 adl5370acpz-r7 1 C40c to +85c 24-lead lfcsp_vq, 7 tape and reel cp-24-2 1,500 ADL5370ACPZ-WP 1 C40c to +85c 24-lead lfcsp_vq, waffle pack cp-24-2 64 adl5370-evalz 1 evaluation board 1 z = pb-free part.
adl5370 rev. 0 | page 20 of 20 notes ?2006 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. d06117-0-10/06(0)

▲Up To Search▲

Price & Availability of ADL5370ACPZ-WP

	To Download ADL5370ACPZ-WP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .